

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property
Organization
International Bureau**



(43) International Publication Date
27 May 2004 (27.05.2004)

PCT

(10) International Publication Number
WO 2004/044646 A1

(51) International Patent Classification⁷: G02F 1/136

463-914 (KR). LEE, Yong-Uk [KR/KR]; Yaksu Apt.
309, Jung-dong, Jungwon-ku, Seongnam-city, Kyungki-do
462-170 (KR). KIM, Bo-Sung [KR/KR]; Songhyeon
Villa 301, Bongcheon 6-dong, Kwanak-ku, Seoul 151-810
(KR).

(21) International Application Number: PCT/KR2003/000415

(22) International Filing Date: 4 March 2003 (04.03.2003)

(74) Agent: YOU ME PATENT & LAW FIRM; Teheran Bldg., 825-33, Yoksam-dong, Kangnam-ku, Seoul 135-080 (KR).

(25) Filing Language: Korean

(26) Publication Language: English

(30) **Priority Data:**
10-2002-0070707
14 November 2002 (14.11.2002) KR

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).


(84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): HONG, Mun-Pyo
[KR/KR]; Hansolmacul Cheonggu Apt. 112-205,
Jeongja-dong, Bundang-ku, Seongnam-city, Kyungki-do

[Continued on next page]

(54) Title: THIN FILM TRANSISTOR ARRAY PANEL AND METHOD MANUFACTURING THEREOF



(57) Abstract: A thin film transistor array panel according to the present invention includes: an insulating substrate; a gate wire formed on the insulating substrate and including a plurality of gate portions and a gate connection connecting the gate portions; a data wire insulated from the gate wire and intersecting the gate wire; a thin film transistor connected to the gate wire and the data wire; and a pixel electrode connected to the thin film transistor.

WO 2004/044646 A1



Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.